Skip navigation
Please use this identifier to cite or link to this item: http://arks.princeton.edu/ark:/88435/dsp01rr1720961
Full metadata record
DC FieldValueLanguage
dc.contributor.advisorMartonosi, Margaret-
dc.contributor.authorMo, Vivian-
dc.date.accessioned2018-08-20T15:19:27Z-
dc.date.available2018-08-20T15:19:27Z-
dc.date.created2018-05-05-
dc.date.issued2018-08-20-
dc.identifier.urihttp://arks.princeton.edu/ark:/88435/dsp01rr1720961-
dc.description.abstractTo increase performance, architectural heterogeneity is increasing which allows specialized components to operate more efficiently. These components often communicate through shared memory. Currently, memory consistency is difficult to reason about and implement without sacrificing performance in shared memory systems with heterogeneous components. This paper proposes a new memory consistency protocol, MemGlue, that enforces the C11 high-level language memory model to different architectural targets. MemGlue uses logical timestamps and network ordering to enforce heterogeneous consistency. By simulating MemGlue, we show that it is a hardware-efficient solution that can enforce heterogeneous memory consistency without significantly sacrificing performance in comparison to a traditional directory coherence protocol.en_US
dc.format.mimetypeapplication/pdf-
dc.language.isoenen_US
dc.titleSimulation and Performance Analysis of the MemGlue Protocolen_US
dc.typePrinceton University Senior Theses-
pu.date.classyear2018en_US
pu.departmentElectrical Engineeringen_US
pu.pdf.coverpageSeniorThesisCoverPage-
pu.contributor.authorid960956543-
Appears in Collections:Electrical Engineering, 1932-2020

Files in This Item:
File Description SizeFormat 
MO-VIVIAN-THESIS.pdf1.85 MBAdobe PDF    Request a copy


Items in Dataspace are protected by copyright, with all rights reserved, unless otherwise indicated.